
******Porta Lógica - Logic Gate OR ou OU ou +**

**Porta NOT ou INVERTER (inversor)**

**Porta Lógica - Logic Gate AND ou E ou \***

**Desafio 4.1 – Tendo em conta a expressão A + BC +**

a) Calcular o nº de saídas possíveis.

b) Preencher a tabela de verdade.

c) Desenhar o circuito no logisim.

d) Desenhar o diagrama temporal.

e) Conclusão.

**Resolução**

a) Calcular o nº de saídas possíveis. Resposta 24=\_\_\_\_

b) Preencher a tabela de verdade

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Entradas | | | |  |  |  |
| A | B | C | D | **D’** | **BC** | **A + BC +** |
| 0 | 0 | 0 | 0 |  |  |  |
| 0 | 0 | 0 | 1 |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |
| 0 | 0 | 1 | 1 |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |
| 1 | 0 | 1 | 1 |  |  |  |
| 1 | 1 | 0 | 0 |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |

b) Desenhar o circuito no logisim.

c) Desenhar o diagrama temporal.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

f) Conclusão.